Summary & Conclusions -Gallium-arsenide monolithic microwave integrated-circuit (MMIC) Ku-band driver amplifiers were life tested under accelerated high temperature, DC, and RF, conditions until failure. These MMIC are used in various applications such as radar and satellite communication systems. The failure mechanisms controlling their reliability must be understood in order to improve the lifetime for these and other applications. This paper discusses the experimental procedures, statistical evaluation of the data, and failure analysis of the devices. To our knowledge this is the first report of RF life testing of dual-gate driver amplifiers.
GaAs monolithic Ku-band driver amplifiers were delivered t o NR.L for the purpose of conducting reliability testing. Similar power amplifiers were successfully tested here in the past and the results have been presented [1 -51. The MMIC studied is a 3-stage variable-gain amplifier using dual-gate FET technology. Figure 1 is a schematic of the circuit; figure 2 is its design layout. The device contains:
. a 450 pm dual-gate FET in each of stages 1 & 2, . a 600 micron dual gate FET in stage 3, . associated matching and DC biasing circuitry, all integrated on a semi-insulating GaAs substrate. The DC biasing circuitry includes MIM capacitors. The dielectric in the MIM capacitors is Si3N4 film with a thickness of M 100 nm. The capacitor area is M 2.25. lo4 pm2, and the capacitance is M 15 pF. This shows the features and the location of Q1, Q2, Q3 and the Q3 bypass capacitor.
Each chip was mounted on a gold-plated molybdenum carrier-plate with eutectic AuSn die attach. R F connection to the circuits was made through 50 C2 microstrip transmission lines. Chip capacitors were also attached to the carrier plates next to the MMIC chip, and connected in shunt with the DC bias lines for additional R,F bypassing. The carrier plates were then inserted into microwave test fixtures, with microstrip-to-coaxial transitions, for reliability testing. The recommended VD was 5.0 v, and the gate voltage was adjusted to give 120 mA of drain current. and a 100 pH inductor was connected in series with the drain line to eliminate oscillations. This, combined with the shunt bypass chip capacitors, formed low-pass filters.
Power input was -3.0 dBm at a frequency of 15 GHz.
During life testing, gate #2 was grounded far each stage 2. EXPERIMENTAL PR.0CEDUR.E The amplifiers were RF life tested with a computercontrolled system under accelerated high temperature conditions at: One R.F life-test station, with provisions for 4 packaged microwave devices, was used in this study. The life-test station was designed so that the microwave input power, DC bias level, and base-plate temperature of each device could be individually monitored and controlled. Figure 4 is a schematic of a single channel of the test station. The input power to each device was adjusted by a variable attenuator, and monitored, via a 20 dB directional coupler, to ensure that the level remained constant throughout the test. To measure reflected power, another directional coupler was inserted in the reverse direction. Output power was measured by crystal detectors. Temperature control was achieved by means of a cartridge heater, a 2-wire thermocouple, and an individual temperature controller for each device. With this configuration, the baseplate temperature of each device was controlled to within I-tl"C. The test fixtures consisted of 3 pieces. The RF launchers made direct pressure contact to the microstrip lines, which eliminated the need for wire bonding. However, wire bonding was still needed to connect the 'top plates of the chip capacitors' to the 'bonding posts on the walls of the test fixtures'. Some of the chip capacitors which were mounted on the carrier plates and wire bonded to the MMIC chips had to be replaced because they could not withstand the high temperatures used in the life tests. A nitrogen am-bient was provided during life testing to ensure an inert atmosphere.
To ensure that all devices at a given baseplate temperature were stressed at the same channel temperature, the RF input power and DC bias levels were adjusted so that the total power dissipation was the same for each device throughout the life test. The DC power dissipation was held constant at 600 mW ( VD = 5V and ID = 120 mA) for all temperatures by adjusting the gate bias level, VGI.
Prior to life testing, the small signal S-parameters were measured, and used as prestress figures of merit. The devices were then placed on the life-test rack, and the initial values of I D & Po were measured at room temperature, at a baseplate temperature of 125°C (the Mil-Spec high temperature limit), and at the test temperature. These parameters were then monitored periodically throughout the life test and compared to the initial values. Devices were considered to be failed parametrically if the Szl gain dropped by 1 dB from its initial value anywhere across the 14 to 16 GHz band, or if the output power changed by 20% at room temperature or at 125°C.
Failure analysis was conducted on parametrically failed devices using an optical microscope with Nomarski up to 1 0 0 0~. Scanning electron microscopy analysis was performed on catastrophically failed devices at 5 kV or 20 kV excitation. Infrared thermal imaging was also done prior to testing to identify possible die-attach problems and to determine hot spots on the device. Focus ion-beam cross sectioning was done on the bypass capacitors of the device with an FE1 200 FIB using a Ga beam of 70 nm.
RESULTS & DISCUSSION

Failure Analysis
Sixteen devices were life tested; table 1 shows a test matrix with the sample-sizes and test-conditions. The analysis did not include those samples which failed before life test or very early in the life test. Ten of the devices failed catastrophically due to high I D , while six failed parametrically by a decrease in Po. The majority of catastrophic failures occurred at 17OoC, which was the first life-test temperature.
Five of the samples at 170°C (#H, 9, 12, 13, 15) had the drain feed wire from the chip capacitor to the GaAs MMIC (see figure 2) burned out. This bond wire was apparently acting as a fuse during a high current condition, because reconnection of this wire in all cases showed ohmic, low resistance, I-V characteristics measured drain to ground.
Numerous samples (#9, 12, 13, 15, 16) showed damage to the MIM bypass capacitors associated with either Q2 or Q3. Because the shorting of this capacitor would lead to a high current condition, this element was looked at extensively. Note the similarity of this list with the burned out bonding wire list (#9, 12, 13, 15 are on both). In addition, for 4 of the 5 capacitor damaged samples (#la, 13, 15, 16) damage was seen along the microstrip bias lines, . breakdown of the Si3N4 dielectric layer, although it is not understood why the damage always occurs at this one location rather than appearing more randomly over the capacitor structure; residuals left over from the processing of the airbridge (figure 5 shows an example of the airbridge).
The resistors in the feedback portions of the circuit (see figure 2 ) showed damage in 3 of the samples (#H, 6, 13) . For samples (#H, 6) , this damage appeared to be the cause of the failure, while for sample (#13) it appeared to contribute to the failure along with the damage to the bypass capacitor of Q3. Damage to these resistors is unanticipated since in usual operation these resistors carry RF only, and thus would are not anticipated to degrade unless the R.F load is far more than they were designed for. Possible explanations are:
. dielectric failure of the capacitors in series with these resistors, thus allowing excessive R F and DC currents to flow;
. damage to Q1, Q2, and/or Q3. There was no indication of damage to the visible portion of the gates or channel areas for any of the transistors of any of the capacitor-damaged samples. Focus ion-beam cross-sectioning was performed on sample #13 at the airbridge to the Q3 bypass capacitor and in the middle of the capacitor. Figure 7 shows the underside of the airbridge which became coated with material due to the heavy ion milling. It was thought that maybe residuals had become trapped under the airbridges of the devices during processing which had subsequently caused the devices to fail. However this did not appear to be the case. Figure 8 shows a cross section from the middle of the Q3 bypass capacitor where the SiSN4 dielectric is sandwiched between two gold layers. The dielectric layer appears to be relatively uniform at this location, but this might not represent its condition near the airbridge. Figure 11 presents the devices at 150°C which also showed feedback capacitor (figure 2 shows feedback capacitors) damage. ure 9 shows output power plotted as a function of expo-
Infrared Measurements
IR measurements show a typical temperature rise of 20°C above the base plate for all 3 FET on the device. A rough idea of the variation between Q1, Q2, and Q3 was made by averaging the measured temperature for each . Q1 at 119.3"C, . Q2 at 120.4"C, Q3 at 118.6"C. For samples with feature areas greater than the spatial resolution of the IR. microscope, the anticipated temperature resolution is less than 0.5"C and anticipaked accuracy is of the order of +/-l0C (due primarily to not knowing how the thermocouple temperature is related to the baseplate temperature). However, for the samples in this study, the features being observed are small (< lpm) compared to the spatial resolution of the instrument (15 pm), which can make the measured temperature differ from the real temperature if the temperature features have the same size as the spatial features. Also, such a small featuresize makes the emissivity corrections an average over the spatial-features emissivities, further confusing the issue.
For these reasons we thus believed that all 3 transistors, as measured within the limits of the instrument, were at the same temperature under usual operation. This was confirmed by thermal modeling results from the supplier.
Temperature-measurement of the bypass capacitor of Q3 gave quite interesting results: it clearly showed the influence of heating from Q3. This capacitor is located in Figure 11 : Example of Catastrophic Failure at Q3 Feedback Capacitor for Device #3 Life tested at 150°C. a rough isotherm which is approximately 6°C above the baseplate, although there were major differences in temperature between the upper left corner of the capacitor and the lower right corner. For this reason a measurement location had to be defined. Since this capacitor showed failure at the airbridge, a location near this point on the GaAs was chosen for the temperature measurement spot. At this spot, the Q3 bypass capacitor exhibited an increase of 7°C.
Thermal calculation for these GaAs MESFET, based on the Cooke model [6] showed a 42°C temperature rise for each FET. The Cooke model is a precise technique for finding the FET thermal resistance. It is a simple closed-form equation derived using the assumption that the gate segments are the heat sources. The Cooke model is based on small feature sizes of the device (< 15pm) and predicts an accurate channel temperature. The infrared technique, with its limited spatial resolution of 15 pm, measures a temperature rise above the baseplate. The infrared scans (labeled contours) are in color and could not be included in this manuscript. The information from the Cooke model was used to determine the channel temperature for statistical analysis. However, the average correlation coefficient of the data points to the curve-fit lines is higher for the lognormal distribution. Because the lognormal distribution is typically assumed for semiconductor device reliability studies, it is used here. Usually, it would be favorable to have more life tested devices in order to draw conclusions; however, in this case of short supply, 16 devices is considered sufficient. An Arrhenius plot of the median time to failure vs 1/T (T = absolute temperature) shown in figure 13 gives an EA of 0.87 eV, and a median life of 5.8 -lo4 hours at 140OC channel temperature. The EA is consistent with failure mechanisms of other devices from the same supplier that were previously life tested at NRL and failed catastrophically due to degradation of the Si3N4 dielectric layer of the capacitors and passivation layer. A literature search did not reveal any similar studies, but many articles produced data on the EA of device failures and suggested failure mechanisms. Several trends regarding the relationship of the two became apparent after a table of the references was analyzed. Failure mechanisms which involved strictly temperature-related diffusion had EA which were always within 1.3 ~ 2.3 eV, and often very close to 1.8 eV [7 - 131. A subset of temperature-related diffusion processes, such as gate metal sinking, had a similar range, and suggested a typical value of 1.6 eV [14] . In contrast, diffusion aided by electron fields (at least in HBT ?spell out?) resulted in lower EA from 0.6 -0.7 eV [14, 151. This suggests that failure mechanisms less dependent on heat energy have lower E A , which would apply to the devices life-tested here.
Statistical Analysis
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